2019-06-21 08:06:21 +02:00
|
|
|
#define _XOPEN_SOURCE 700
|
2017-05-01 05:20:48 +02:00
|
|
|
#include <assert.h>
|
2019-01-29 12:04:12 +01:00
|
|
|
#include <drm_fourcc.h>
|
2017-05-01 05:20:48 +02:00
|
|
|
#include <drm_mode.h>
|
2018-02-12 21:29:23 +01:00
|
|
|
#include <errno.h>
|
2017-05-01 05:20:48 +02:00
|
|
|
#include <gbm.h>
|
2017-08-07 11:07:42 +02:00
|
|
|
#include <GLES2/gl2.h>
|
|
|
|
#include <GLES2/gl2ext.h>
|
2018-02-12 21:29:23 +01:00
|
|
|
#include <inttypes.h>
|
2019-08-09 15:20:52 +02:00
|
|
|
#include <stdint.h>
|
2018-02-12 21:29:23 +01:00
|
|
|
#include <stdio.h>
|
|
|
|
#include <stdlib.h>
|
|
|
|
#include <string.h>
|
2019-06-21 08:06:21 +02:00
|
|
|
#include <strings.h>
|
2018-02-12 21:29:23 +01:00
|
|
|
#include <time.h>
|
2019-07-27 10:53:54 +02:00
|
|
|
#include <wayland-server-core.h>
|
2018-02-06 22:45:37 +01:00
|
|
|
#include <wayland-util.h>
|
2017-06-05 01:30:37 +02:00
|
|
|
#include <wlr/backend/interface.h>
|
2017-06-21 16:27:45 +02:00
|
|
|
#include <wlr/interfaces/wlr_output.h>
|
2018-02-12 21:29:23 +01:00
|
|
|
#include <wlr/render/gles2.h>
|
2018-03-19 23:16:29 +01:00
|
|
|
#include <wlr/render/wlr_renderer.h>
|
2018-03-15 09:11:03 +01:00
|
|
|
#include <wlr/types/wlr_matrix.h>
|
2018-02-12 21:29:23 +01:00
|
|
|
#include <wlr/util/log.h>
|
|
|
|
#include <xf86drm.h>
|
|
|
|
#include <xf86drmMode.h>
|
2017-09-30 08:03:34 +02:00
|
|
|
#include "backend/drm/drm.h"
|
2017-09-30 08:11:41 +02:00
|
|
|
#include "backend/drm/iface.h"
|
2017-09-30 08:03:34 +02:00
|
|
|
#include "backend/drm/util.h"
|
2018-02-12 21:29:23 +01:00
|
|
|
#include "util/signal.h"
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
bool check_drm_features(struct wlr_drm_backend *drm) {
|
2018-10-01 22:44:33 +02:00
|
|
|
uint64_t cap;
|
2018-08-05 08:25:25 +02:00
|
|
|
if (drm->parent) {
|
|
|
|
if (drmGetCap(drm->fd, DRM_CAP_PRIME, &cap) ||
|
|
|
|
!(cap & DRM_PRIME_CAP_IMPORT)) {
|
|
|
|
wlr_log(WLR_ERROR,
|
|
|
|
"PRIME import not supported on secondary GPU");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (drmGetCap(drm->parent->fd, DRM_CAP_PRIME, &cap) ||
|
|
|
|
!(cap & DRM_PRIME_CAP_EXPORT)) {
|
|
|
|
wlr_log(WLR_ERROR,
|
|
|
|
"PRIME export not supported on primary GPU");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
if (drmSetClientCap(drm->fd, DRM_CLIENT_CAP_UNIVERSAL_PLANES, 1)) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_ERROR, "DRM universal planes unsupported");
|
2017-08-05 08:15:39 +02:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-06-26 17:14:31 +02:00
|
|
|
if (drmGetCap(drm->fd, DRM_CAP_CRTC_IN_VBLANK_EVENT, &cap) || !cap) {
|
|
|
|
wlr_log(WLR_ERROR, "DRM_CRTC_IN_VBLANK_EVENT unsupported");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-05-03 14:05:47 +02:00
|
|
|
const char *no_atomic = getenv("WLR_DRM_NO_ATOMIC");
|
|
|
|
if (no_atomic && strcmp(no_atomic, "1") == 0) {
|
2018-10-01 22:44:33 +02:00
|
|
|
wlr_log(WLR_DEBUG,
|
|
|
|
"WLR_DRM_NO_ATOMIC set, forcing legacy DRM interface");
|
2017-10-02 10:44:33 +02:00
|
|
|
drm->iface = &legacy_iface;
|
2017-09-30 11:22:26 +02:00
|
|
|
} else if (drmSetClientCap(drm->fd, DRM_CLIENT_CAP_ATOMIC, 1)) {
|
2018-10-01 22:44:33 +02:00
|
|
|
wlr_log(WLR_DEBUG,
|
|
|
|
"Atomic modesetting unsupported, using legacy DRM interface");
|
2017-10-02 10:44:33 +02:00
|
|
|
drm->iface = &legacy_iface;
|
2017-08-09 10:43:01 +02:00
|
|
|
} else {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_DEBUG, "Using atomic DRM interface");
|
2017-10-02 10:44:33 +02:00
|
|
|
drm->iface = &atomic_iface;
|
2017-08-05 08:15:39 +02:00
|
|
|
}
|
|
|
|
|
2018-10-01 22:44:33 +02:00
|
|
|
int ret = drmGetCap(drm->fd, DRM_CAP_TIMESTAMP_MONOTONIC, &cap);
|
|
|
|
drm->clock = (ret == 0 && cap == 1) ? CLOCK_MONOTONIC : CLOCK_REALTIME;
|
|
|
|
|
2019-05-26 16:38:35 +02:00
|
|
|
ret = drmGetCap(drm->fd, DRM_CAP_ADDFB2_MODIFIERS, &cap);
|
|
|
|
drm->addfb2_modifiers = ret == 0 && cap == 1;
|
|
|
|
|
2017-08-05 08:15:39 +02:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
static bool add_plane(struct wlr_drm_backend *drm,
|
|
|
|
struct wlr_drm_crtc *crtc, drmModePlane *drm_plane,
|
|
|
|
uint32_t type, union wlr_drm_plane_props *props) {
|
|
|
|
assert(!(type == DRM_PLANE_TYPE_PRIMARY && crtc->primary));
|
2017-07-20 10:51:59 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
if (type == DRM_PLANE_TYPE_CURSOR && crtc->cursor) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct wlr_drm_plane *p = calloc(1, sizeof(*p));
|
|
|
|
if (!p) {
|
|
|
|
wlr_log_errno(WLR_ERROR, "Allocation failed");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
p->type = type;
|
|
|
|
p->id = drm_plane->plane_id;
|
|
|
|
p->props = *props;
|
|
|
|
|
|
|
|
// Choose an RGB format for the plane
|
|
|
|
uint32_t rgb_format = DRM_FORMAT_INVALID;
|
|
|
|
for (size_t j = 0; j < drm_plane->count_formats; ++j) {
|
|
|
|
uint32_t fmt = drm_plane->formats[j];
|
|
|
|
wlr_drm_format_set_add(&p->formats, fmt, DRM_FORMAT_MOD_INVALID);
|
|
|
|
|
|
|
|
if (fmt == DRM_FORMAT_ARGB8888) {
|
|
|
|
// Prefer formats with alpha channel
|
|
|
|
rgb_format = fmt;
|
|
|
|
break;
|
|
|
|
} else if (fmt == DRM_FORMAT_XRGB8888) {
|
|
|
|
rgb_format = fmt;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
p->drm_format = rgb_format;
|
|
|
|
|
|
|
|
if (p->props.in_formats) {
|
|
|
|
uint64_t blob_id;
|
|
|
|
if (!get_drm_prop(drm->fd, p->id, p->props.in_formats, &blob_id)) {
|
|
|
|
wlr_log(WLR_ERROR, "Failed to read IN_FORMATS property");
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
|
|
|
|
drmModePropertyBlobRes *blob = drmModeGetPropertyBlob(drm->fd, blob_id);
|
|
|
|
if (!blob) {
|
|
|
|
wlr_log(WLR_ERROR, "Failed to read IN_FORMATS blob");
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct drm_format_modifier_blob *data = blob->data;
|
|
|
|
uint32_t *fmts = (uint32_t *)((char *)data + data->formats_offset);
|
|
|
|
struct drm_format_modifier *mods = (struct drm_format_modifier *)
|
|
|
|
((char *)data + data->modifiers_offset);
|
|
|
|
for (uint32_t i = 0; i < data->count_modifiers; ++i) {
|
|
|
|
for (int j = 0; j < 64; ++j) {
|
|
|
|
if (mods[i].formats & ((uint64_t)1 << j)) {
|
|
|
|
wlr_drm_format_set_add(&p->formats,
|
|
|
|
fmts[j + mods[i].offset], mods[i].modifier);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
drmModeFreePropertyBlob(blob);
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (type) {
|
|
|
|
case DRM_PLANE_TYPE_PRIMARY:
|
|
|
|
crtc->primary = p;
|
|
|
|
break;
|
|
|
|
case DRM_PLANE_TYPE_CURSOR:
|
|
|
|
crtc->cursor = p;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
abort();
|
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
|
|
|
|
|
|
|
error:
|
|
|
|
free(p);
|
|
|
|
return false;
|
2017-07-20 10:51:59 +02:00
|
|
|
}
|
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
static bool init_planes(struct wlr_drm_backend *drm) {
|
|
|
|
drmModePlaneRes *plane_res = drmModeGetPlaneResources(drm->fd);
|
2017-07-20 10:51:59 +02:00
|
|
|
if (!plane_res) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Failed to get DRM plane resources");
|
2017-07-20 10:51:59 +02:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Found %"PRIu32" DRM planes", plane_res->count_planes);
|
2017-07-20 10:51:59 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
for (uint32_t i = 0; i < plane_res->count_planes; ++i) {
|
|
|
|
uint32_t id = plane_res->planes[i];
|
2017-07-20 10:51:59 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
drmModePlane *plane = drmModeGetPlane(drm->fd, id);
|
2017-07-20 10:51:59 +02:00
|
|
|
if (!plane) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Failed to get DRM plane");
|
2019-06-21 08:06:21 +02:00
|
|
|
goto error;
|
2017-07-20 10:51:59 +02:00
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
union wlr_drm_plane_props props = {0};
|
|
|
|
if (!get_drm_plane_props(drm->fd, id, &props)) {
|
|
|
|
drmModeFreePlane(plane);
|
|
|
|
goto error;
|
|
|
|
}
|
2017-07-20 10:51:59 +02:00
|
|
|
|
2019-01-29 12:04:12 +01:00
|
|
|
uint64_t type;
|
2019-06-21 08:06:21 +02:00
|
|
|
if (!get_drm_prop(drm->fd, id, props.type, &type)) {
|
2017-07-20 10:51:59 +02:00
|
|
|
drmModeFreePlane(plane);
|
2019-06-21 08:06:21 +02:00
|
|
|
goto error;
|
2017-07-20 10:51:59 +02:00
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
/*
|
|
|
|
* This is a very naive implementation of the plane matching
|
|
|
|
* logic. Primary and cursor planes should only work on a
|
|
|
|
* single CRTC, and this should be perfectly adequate, but
|
|
|
|
* overlay planes can potentially work with multiple CRTCs,
|
|
|
|
* meaning this could return inefficent/skewed results.
|
|
|
|
*
|
|
|
|
* However, we don't really care about overlay planes, as we
|
|
|
|
* don't support them yet. We only bother to keep basic
|
|
|
|
* tracking of them for DRM lease clients.
|
|
|
|
*
|
|
|
|
* possible_crtcs is a bitmask of crtcs, where each bit is an
|
|
|
|
* index into drmModeRes.crtcs. So if bit 0 is set (ffs starts
|
|
|
|
* counting from 1), crtc 0 is possible.
|
|
|
|
*/
|
|
|
|
int crtc_bit = ffs(plane->possible_crtcs) - 1;
|
|
|
|
|
|
|
|
// This would be a kernel bug
|
|
|
|
assert(crtc_bit >= 0 && (size_t)crtc_bit < drm->num_crtcs);
|
|
|
|
|
|
|
|
struct wlr_drm_crtc *crtc = &drm->crtcs[crtc_bit];
|
|
|
|
|
|
|
|
if (type == DRM_PLANE_TYPE_OVERLAY) {
|
|
|
|
uint32_t *tmp = realloc(crtc->overlays,
|
|
|
|
sizeof(*crtc->overlays) * (crtc->num_overlays + 1));
|
|
|
|
if (tmp) {
|
|
|
|
crtc->overlays = tmp;
|
|
|
|
crtc->overlays[crtc->num_overlays++] = id;
|
2019-01-29 12:04:12 +01:00
|
|
|
}
|
|
|
|
drmModeFreePlane(plane);
|
2019-06-21 08:06:21 +02:00
|
|
|
continue;
|
2019-01-29 12:04:12 +01:00
|
|
|
}
|
2019-04-09 22:36:35 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
if (!add_plane(drm, crtc, plane, type, &props)) {
|
|
|
|
drmModeFreePlane(plane);
|
|
|
|
goto error;
|
2019-04-09 22:36:35 +02:00
|
|
|
}
|
|
|
|
|
2017-07-20 10:51:59 +02:00
|
|
|
drmModeFreePlane(plane);
|
|
|
|
}
|
|
|
|
|
2017-08-12 00:02:04 +02:00
|
|
|
drmModeFreePlaneResources(plane_res);
|
2017-07-20 10:51:59 +02:00
|
|
|
return true;
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
error:
|
2017-07-20 10:51:59 +02:00
|
|
|
drmModeFreePlaneResources(plane_res);
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
bool init_drm_resources(struct wlr_drm_backend *drm) {
|
2017-09-30 11:22:26 +02:00
|
|
|
drmModeRes *res = drmModeGetResources(drm->fd);
|
2017-07-20 10:51:59 +02:00
|
|
|
if (!res) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Failed to get DRM resources");
|
2017-07-20 10:51:59 +02:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Found %d DRM CRTCs", res->count_crtcs);
|
2017-07-20 10:51:59 +02:00
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
drm->num_crtcs = res->count_crtcs;
|
2018-10-07 12:59:00 +02:00
|
|
|
if (drm->num_crtcs == 0) {
|
|
|
|
drmModeFreeResources(res);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
drm->crtcs = calloc(drm->num_crtcs, sizeof(drm->crtcs[0]));
|
|
|
|
if (!drm->crtcs) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Allocation failed");
|
2017-07-20 10:51:59 +02:00
|
|
|
goto error_res;
|
|
|
|
}
|
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
for (size_t i = 0; i < drm->num_crtcs; ++i) {
|
|
|
|
struct wlr_drm_crtc *crtc = &drm->crtcs[i];
|
2017-07-20 10:51:59 +02:00
|
|
|
crtc->id = res->crtcs[i];
|
2018-02-04 21:03:44 +01:00
|
|
|
crtc->legacy_crtc = drmModeGetCrtc(drm->fd, crtc->id);
|
2018-04-26 00:24:58 +02:00
|
|
|
get_drm_crtc_props(drm->fd, crtc->id, &crtc->props);
|
2017-07-20 10:51:59 +02:00
|
|
|
}
|
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
if (!init_planes(drm)) {
|
2017-07-20 10:51:59 +02:00
|
|
|
goto error_crtcs;
|
|
|
|
}
|
|
|
|
|
|
|
|
drmModeFreeResources(res);
|
|
|
|
|
|
|
|
return true;
|
|
|
|
|
|
|
|
error_crtcs:
|
2017-09-30 11:22:26 +02:00
|
|
|
free(drm->crtcs);
|
2017-07-20 10:51:59 +02:00
|
|
|
error_res:
|
|
|
|
drmModeFreeResources(res);
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
void finish_drm_resources(struct wlr_drm_backend *drm) {
|
2017-09-30 11:22:26 +02:00
|
|
|
if (!drm) {
|
2017-08-05 09:49:34 +02:00
|
|
|
return;
|
2017-08-07 00:15:05 +02:00
|
|
|
}
|
2017-09-30 11:22:26 +02:00
|
|
|
|
|
|
|
for (size_t i = 0; i < drm->num_crtcs; ++i) {
|
|
|
|
struct wlr_drm_crtc *crtc = &drm->crtcs[i];
|
2019-06-21 08:06:21 +02:00
|
|
|
|
2017-08-09 10:43:01 +02:00
|
|
|
drmModeAtomicFree(crtc->atomic);
|
2018-02-04 21:03:44 +01:00
|
|
|
drmModeFreeCrtc(crtc->legacy_crtc);
|
2019-06-21 08:06:21 +02:00
|
|
|
|
2017-08-09 10:43:01 +02:00
|
|
|
if (crtc->mode_id) {
|
2017-09-30 11:22:26 +02:00
|
|
|
drmModeDestroyPropertyBlob(drm->fd, crtc->mode_id);
|
2017-08-09 10:43:01 +02:00
|
|
|
}
|
2018-02-01 20:27:35 +01:00
|
|
|
if (crtc->gamma_lut) {
|
|
|
|
drmModeDestroyPropertyBlob(drm->fd, crtc->gamma_lut);
|
|
|
|
}
|
2019-06-21 08:06:21 +02:00
|
|
|
|
2018-10-03 10:53:35 +02:00
|
|
|
free(crtc->gamma_table);
|
2019-06-21 08:06:21 +02:00
|
|
|
|
|
|
|
if (crtc->primary) {
|
|
|
|
wlr_drm_format_set_finish(&crtc->primary->formats);
|
|
|
|
free(crtc->primary);
|
|
|
|
}
|
|
|
|
if (crtc->cursor) {
|
|
|
|
wlr_drm_format_set_finish(&crtc->cursor->formats);
|
|
|
|
free(crtc->cursor);
|
|
|
|
}
|
|
|
|
free(crtc->overlays);
|
2017-08-09 10:43:01 +02:00
|
|
|
}
|
2017-10-05 22:01:56 +02:00
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
free(drm->crtcs);
|
2017-08-05 09:49:34 +02:00
|
|
|
}
|
|
|
|
|
2018-09-17 22:25:20 +02:00
|
|
|
static struct wlr_drm_connector *get_drm_connector_from_output(
|
|
|
|
struct wlr_output *wlr_output) {
|
|
|
|
assert(wlr_output_is_drm(wlr_output));
|
|
|
|
return (struct wlr_drm_connector *)wlr_output;
|
|
|
|
}
|
|
|
|
|
2019-04-23 18:26:21 +02:00
|
|
|
static bool drm_connector_attach_render(struct wlr_output *output,
|
2018-01-21 00:06:35 +01:00
|
|
|
int *buffer_age) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
2018-04-26 00:24:58 +02:00
|
|
|
return make_drm_surface_current(&conn->crtc->primary->surf, buffer_age);
|
2017-05-03 12:40:19 +02:00
|
|
|
}
|
|
|
|
|
2019-08-07 08:11:38 +02:00
|
|
|
static bool drm_connector_commit(struct wlr_output *output) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2019-08-07 08:11:38 +02:00
|
|
|
if (!drm->session->active) {
|
|
|
|
return false;
|
|
|
|
}
|
2017-09-30 11:22:26 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
struct wlr_drm_crtc *crtc = conn->crtc;
|
2018-01-21 21:37:23 +01:00
|
|
|
if (!crtc) {
|
2018-01-21 22:16:55 +01:00
|
|
|
return false;
|
2018-01-21 21:37:23 +01:00
|
|
|
}
|
2017-08-05 07:27:59 +02:00
|
|
|
struct wlr_drm_plane *plane = crtc->primary;
|
2017-05-03 12:40:19 +02:00
|
|
|
|
2019-04-23 18:26:21 +02:00
|
|
|
pixman_region32_t *damage = NULL;
|
|
|
|
if (output->pending.committed & WLR_OUTPUT_STATE_DAMAGE) {
|
|
|
|
damage = &output->pending.damage;
|
|
|
|
}
|
|
|
|
|
2019-04-29 22:25:47 +02:00
|
|
|
struct gbm_bo *bo;
|
|
|
|
uint32_t fb_id = 0;
|
|
|
|
assert(output->pending.committed & WLR_OUTPUT_STATE_BUFFER);
|
|
|
|
switch (output->pending.buffer_type) {
|
|
|
|
case WLR_OUTPUT_STATE_BUFFER_RENDER:
|
|
|
|
bo = swap_drm_surface_buffers(&plane->surf, damage);
|
|
|
|
if (bo == NULL) {
|
|
|
|
wlr_log(WLR_ERROR, "swap_drm_surface_buffers failed");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (drm->parent) {
|
|
|
|
bo = copy_drm_surface_mgpu(&plane->mgpu_surf, bo);
|
|
|
|
if (bo == NULL) {
|
|
|
|
wlr_log(WLR_ERROR, "copy_drm_surface_mgpu failed");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
2019-05-26 16:38:35 +02:00
|
|
|
fb_id = get_fb_for_bo(bo, plane->drm_format, drm->addfb2_modifiers);
|
2019-04-29 22:25:47 +02:00
|
|
|
if (fb_id == 0) {
|
|
|
|
wlr_log(WLR_ERROR, "get_fb_for_bo failed");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case WLR_OUTPUT_STATE_BUFFER_SCANOUT:
|
|
|
|
bo = import_gbm_bo(&drm->renderer, &conn->pending_dmabuf);
|
|
|
|
if (bo == NULL) {
|
|
|
|
wlr_log(WLR_ERROR, "import_gbm_bo failed");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-05-26 16:38:35 +02:00
|
|
|
fb_id = get_fb_for_bo(bo, gbm_bo_get_format(bo), drm->addfb2_modifiers);
|
2019-04-29 22:25:47 +02:00
|
|
|
if (fb_id == 0) {
|
|
|
|
wlr_log(WLR_ERROR, "get_fb_for_bo failed");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
break;
|
2017-10-01 08:22:47 +02:00
|
|
|
}
|
2017-09-23 08:27:14 +02:00
|
|
|
|
2018-01-19 23:46:40 +01:00
|
|
|
if (conn->pageflip_pending) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_ERROR, "Skipping pageflip on output '%s'", conn->output.name);
|
2018-01-28 22:39:24 +01:00
|
|
|
return false;
|
2018-01-19 23:46:40 +01:00
|
|
|
}
|
|
|
|
|
2018-01-28 23:33:38 +01:00
|
|
|
if (!drm->iface->crtc_pageflip(drm, conn, crtc, fb_id, NULL)) {
|
|
|
|
return false;
|
2017-09-23 08:27:14 +02:00
|
|
|
}
|
2018-01-21 00:06:35 +01:00
|
|
|
|
2018-01-28 23:33:38 +01:00
|
|
|
conn->pageflip_pending = true;
|
2019-05-04 11:07:37 +02:00
|
|
|
if (output->pending.buffer_type == WLR_OUTPUT_STATE_BUFFER_SCANOUT) {
|
|
|
|
wlr_buffer_unref(conn->pending_buffer);
|
|
|
|
conn->pending_buffer = wlr_buffer_ref(output->pending.buffer);
|
|
|
|
}
|
|
|
|
|
2018-02-03 00:15:44 +01:00
|
|
|
wlr_output_update_enabled(output, true);
|
2018-01-21 00:06:35 +01:00
|
|
|
return true;
|
2017-06-21 03:31:29 +02:00
|
|
|
}
|
|
|
|
|
2018-10-03 10:36:33 +02:00
|
|
|
static void fill_empty_gamma_table(size_t size,
|
2018-07-22 18:37:01 +02:00
|
|
|
uint16_t *r, uint16_t *g, uint16_t *b) {
|
|
|
|
for (uint32_t i = 0; i < size; ++i) {
|
2018-07-22 23:57:22 +02:00
|
|
|
uint16_t val = (uint32_t)0xffff * i / (size - 1);
|
2018-07-22 18:37:01 +02:00
|
|
|
r[i] = g[i] = b[i] = val;
|
2018-02-04 21:50:52 +01:00
|
|
|
}
|
2017-09-06 18:53:08 +02:00
|
|
|
}
|
|
|
|
|
2018-10-03 10:36:33 +02:00
|
|
|
static size_t drm_connector_get_gamma_size(struct wlr_output *output) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2018-02-04 21:50:52 +01:00
|
|
|
|
|
|
|
if (conn->crtc) {
|
|
|
|
return drm->iface->crtc_get_gamma_size(drm, conn->crtc);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
2017-09-06 18:53:08 +02:00
|
|
|
}
|
|
|
|
|
2018-10-03 10:53:35 +02:00
|
|
|
bool set_drm_connector_gamma(struct wlr_output *output, size_t size,
|
2018-10-03 10:36:33 +02:00
|
|
|
const uint16_t *r, const uint16_t *g, const uint16_t *b) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2018-07-22 18:37:01 +02:00
|
|
|
|
|
|
|
if (!conn->crtc) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-10-03 10:36:33 +02:00
|
|
|
bool reset = false;
|
2018-07-22 18:37:01 +02:00
|
|
|
if (size == 0) {
|
2018-10-03 10:36:33 +02:00
|
|
|
reset = true;
|
2018-07-22 18:37:01 +02:00
|
|
|
size = drm_connector_get_gamma_size(output);
|
2018-10-03 10:36:33 +02:00
|
|
|
if (size == 0) {
|
2018-07-22 18:37:01 +02:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-10-03 10:36:33 +02:00
|
|
|
uint16_t *gamma_table = malloc(3 * size * sizeof(uint16_t));
|
|
|
|
if (gamma_table == NULL) {
|
|
|
|
wlr_log(WLR_ERROR, "Failed to allocate gamma table");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
uint16_t *_r = gamma_table;
|
|
|
|
uint16_t *_g = gamma_table + size;
|
|
|
|
uint16_t *_b = gamma_table + 2 * size;
|
|
|
|
|
|
|
|
if (reset) {
|
|
|
|
fill_empty_gamma_table(size, _r, _g, _b);
|
|
|
|
} else {
|
|
|
|
memcpy(_r, r, size * sizeof(uint16_t));
|
|
|
|
memcpy(_g, g, size * sizeof(uint16_t));
|
|
|
|
memcpy(_b, b, size * sizeof(uint16_t));
|
|
|
|
}
|
|
|
|
|
|
|
|
bool ok = drm->iface->crtc_set_gamma(drm, conn->crtc, size, _r, _g, _b);
|
2018-07-22 18:37:01 +02:00
|
|
|
if (ok) {
|
2019-04-23 19:22:42 +02:00
|
|
|
wlr_output_update_needs_frame(output);
|
2018-10-03 10:53:35 +02:00
|
|
|
|
|
|
|
free(conn->crtc->gamma_table);
|
|
|
|
conn->crtc->gamma_table = gamma_table;
|
|
|
|
conn->crtc->gamma_table_size = size;
|
|
|
|
} else {
|
|
|
|
free(gamma_table);
|
2018-07-22 18:37:01 +02:00
|
|
|
}
|
|
|
|
return ok;
|
|
|
|
}
|
|
|
|
|
2018-05-21 19:50:51 +02:00
|
|
|
static bool drm_connector_export_dmabuf(struct wlr_output *output,
|
2018-05-31 13:33:27 +02:00
|
|
|
struct wlr_dmabuf_attributes *attribs) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2018-05-21 19:50:51 +02:00
|
|
|
|
|
|
|
if (!drm->session->active) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct wlr_drm_crtc *crtc = conn->crtc;
|
|
|
|
if (!crtc) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
struct wlr_drm_plane *plane = crtc->primary;
|
|
|
|
struct wlr_drm_surface *surf = &plane->surf;
|
|
|
|
|
2018-05-23 00:07:15 +02:00
|
|
|
return export_drm_bo(surf->back, attribs);
|
2018-05-21 19:50:51 +02:00
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static void drm_connector_start_renderer(struct wlr_drm_connector *conn) {
|
2017-09-30 12:31:08 +02:00
|
|
|
if (conn->state != WLR_DRM_CONN_CONNECTED) {
|
2017-05-14 02:48:47 +02:00
|
|
|
return;
|
2017-05-02 03:00:25 +02:00
|
|
|
}
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_DEBUG, "Starting renderer on output '%s'", conn->output.name);
|
2018-05-27 12:32:00 +02:00
|
|
|
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_backend *drm =
|
|
|
|
get_drm_backend_from_backend(conn->output.backend);
|
2017-09-30 12:31:08 +02:00
|
|
|
struct wlr_drm_crtc *crtc = conn->crtc;
|
2018-01-21 21:37:23 +01:00
|
|
|
if (!crtc) {
|
|
|
|
return;
|
|
|
|
}
|
2017-08-05 07:27:59 +02:00
|
|
|
struct wlr_drm_plane *plane = crtc->primary;
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
struct gbm_bo *bo = get_drm_surface_front(
|
2017-10-01 08:22:47 +02:00
|
|
|
drm->parent ? &plane->mgpu_surf : &plane->surf);
|
2019-05-26 16:38:35 +02:00
|
|
|
uint32_t fb_id = get_fb_for_bo(bo, plane->drm_format, drm->addfb2_modifiers);
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
struct wlr_drm_mode *mode = (struct wlr_drm_mode *)conn->output.current_mode;
|
|
|
|
if (drm->iface->crtc_pageflip(drm, conn, crtc, fb_id, &mode->drm_mode)) {
|
|
|
|
conn->pageflip_pending = true;
|
2018-02-02 22:27:18 +01:00
|
|
|
wlr_output_update_enabled(&conn->output, true);
|
2017-09-23 08:27:14 +02:00
|
|
|
} else {
|
2017-09-30 12:31:08 +02:00
|
|
|
wl_event_source_timer_update(conn->retry_pageflip,
|
2018-01-19 23:35:23 +01:00
|
|
|
1000000.0f / conn->output.current_mode->refresh);
|
2017-09-23 08:27:14 +02:00
|
|
|
}
|
2017-05-14 02:48:47 +02:00
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
static void realloc_crtcs(struct wlr_drm_backend *drm);
|
2018-09-10 23:35:22 +02:00
|
|
|
|
|
|
|
static void attempt_enable_needs_modeset(struct wlr_drm_backend *drm) {
|
|
|
|
// Try to modeset any output that has a desired mode and a CRTC (ie. was
|
|
|
|
// lacking a CRTC on last modeset)
|
|
|
|
struct wlr_drm_connector *conn;
|
|
|
|
wl_list_for_each(conn, &drm->outputs, link) {
|
|
|
|
if (conn->state == WLR_DRM_CONN_NEEDS_MODESET &&
|
|
|
|
conn->crtc != NULL && conn->desired_mode != NULL &&
|
|
|
|
conn->desired_enabled) {
|
2019-01-19 10:14:01 +01:00
|
|
|
wlr_log(WLR_DEBUG, "Output %s has a desired mode and a CRTC, "
|
|
|
|
"attempting a modeset", conn->output.name);
|
2018-09-10 23:35:22 +02:00
|
|
|
drm_connector_set_mode(&conn->output, conn->desired_mode);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-09-14 18:18:07 +02:00
|
|
|
bool enable_drm_connector(struct wlr_output *output, bool enable) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2018-09-01 23:43:16 +02:00
|
|
|
if (conn->state != WLR_DRM_CONN_CONNECTED
|
|
|
|
&& conn->state != WLR_DRM_CONN_NEEDS_MODESET) {
|
2018-09-14 18:18:07 +02:00
|
|
|
return false;
|
2017-06-06 17:48:30 +02:00
|
|
|
}
|
|
|
|
|
2018-09-10 23:35:22 +02:00
|
|
|
conn->desired_enabled = enable;
|
|
|
|
|
|
|
|
if (enable && conn->crtc == NULL) {
|
|
|
|
// Maybe we can steal a CRTC from a disabled output
|
2019-06-21 08:06:21 +02:00
|
|
|
realloc_crtcs(drm);
|
2018-09-10 23:35:22 +02:00
|
|
|
}
|
|
|
|
|
2018-01-07 00:28:21 +01:00
|
|
|
bool ok = drm->iface->conn_enable(drm, conn, enable);
|
|
|
|
if (!ok) {
|
2018-09-14 18:18:07 +02:00
|
|
|
return false;
|
2018-01-07 00:28:21 +01:00
|
|
|
}
|
2017-06-06 17:48:30 +02:00
|
|
|
|
2017-08-09 10:43:01 +02:00
|
|
|
if (enable) {
|
2018-04-21 12:42:18 +02:00
|
|
|
drm_connector_start_renderer(conn);
|
2018-09-10 23:35:22 +02:00
|
|
|
} else {
|
2019-06-21 08:06:21 +02:00
|
|
|
realloc_crtcs(drm);
|
2018-09-10 23:35:22 +02:00
|
|
|
|
|
|
|
attempt_enable_needs_modeset(drm);
|
2017-07-29 12:14:29 +02:00
|
|
|
}
|
2018-01-04 12:46:15 +01:00
|
|
|
|
|
|
|
wlr_output_update_enabled(&conn->output, enable);
|
2018-09-14 18:18:07 +02:00
|
|
|
return true;
|
2017-07-29 12:14:29 +02:00
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static void drm_connector_cleanup(struct wlr_drm_connector *conn);
|
|
|
|
|
2019-02-19 16:45:36 +01:00
|
|
|
bool drm_connector_set_mode(struct wlr_output *output,
|
2017-09-30 12:31:08 +02:00
|
|
|
struct wlr_output_mode *mode) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2018-09-10 23:35:22 +02:00
|
|
|
if (conn->crtc == NULL) {
|
|
|
|
// Maybe we can steal a CRTC from a disabled output
|
2019-06-21 08:06:21 +02:00
|
|
|
realloc_crtcs(drm);
|
2018-09-10 23:35:22 +02:00
|
|
|
}
|
2018-09-04 15:09:07 +02:00
|
|
|
if (conn->crtc == NULL) {
|
|
|
|
wlr_log(WLR_ERROR, "Cannot modeset '%s': no CRTC for this connector",
|
|
|
|
conn->output.name);
|
|
|
|
// Save the desired mode for later, when we'll get a proper CRTC
|
|
|
|
conn->desired_mode = mode;
|
|
|
|
return false;
|
2017-07-31 00:04:34 +02:00
|
|
|
}
|
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
wlr_log(WLR_INFO, "Modesetting '%s' with '%ux%u@%u mHz'",
|
|
|
|
conn->output.name, mode->width, mode->height, mode->refresh);
|
2017-09-30 12:31:08 +02:00
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
if (!init_drm_plane_surfaces(conn->crtc->primary, drm,
|
2019-01-29 12:04:12 +01:00
|
|
|
mode->width, mode->height, drm->renderer.gbm_format)) {
|
2018-09-04 15:09:07 +02:00
|
|
|
wlr_log(WLR_ERROR, "Failed to initialize renderer for plane");
|
2018-09-02 01:03:20 +02:00
|
|
|
return false;
|
2018-01-21 21:37:23 +01:00
|
|
|
}
|
2017-05-07 18:26:48 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
conn->state = WLR_DRM_CONN_CONNECTED;
|
2018-09-04 15:09:07 +02:00
|
|
|
conn->desired_mode = NULL;
|
2017-12-17 18:02:55 +01:00
|
|
|
wlr_output_update_mode(&conn->output, mode);
|
2018-09-04 15:09:07 +02:00
|
|
|
wlr_output_update_enabled(&conn->output, true);
|
2018-09-10 23:35:22 +02:00
|
|
|
conn->desired_enabled = true;
|
2018-09-04 15:09:07 +02:00
|
|
|
|
|
|
|
drm_connector_start_renderer(conn);
|
2017-05-07 18:26:48 +02:00
|
|
|
|
2018-04-18 01:15:25 +02:00
|
|
|
// When switching VTs, the mode is not updated but the buffers become
|
|
|
|
// invalid, so we need to manually damage the output here
|
|
|
|
wlr_output_damage_whole(&conn->output);
|
|
|
|
|
2017-05-07 18:26:48 +02:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2018-06-28 12:35:55 +02:00
|
|
|
bool wlr_drm_connector_add_mode(struct wlr_output *output,
|
|
|
|
const drmModeModeInfo *modeinfo) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
2018-06-28 12:35:55 +02:00
|
|
|
|
|
|
|
if (modeinfo->type != DRM_MODE_TYPE_USERDEF) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-12-16 11:06:46 +01:00
|
|
|
struct wlr_output_mode *wlr_mode;
|
|
|
|
wl_list_for_each(wlr_mode, &conn->output.modes, link) {
|
|
|
|
struct wlr_drm_mode *mode = (struct wlr_drm_mode *)wlr_mode;
|
|
|
|
if (memcmp(&mode->drm_mode, modeinfo, sizeof(*modeinfo)) == 0) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-06-28 12:35:55 +02:00
|
|
|
struct wlr_drm_mode *mode = calloc(1, sizeof(*mode));
|
|
|
|
if (!mode) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
memcpy(&mode->drm_mode, modeinfo, sizeof(*modeinfo));
|
|
|
|
|
|
|
|
mode->wlr_mode.width = mode->drm_mode.hdisplay;
|
|
|
|
mode->wlr_mode.height = mode->drm_mode.vdisplay;
|
2018-12-16 11:06:46 +01:00
|
|
|
mode->wlr_mode.refresh = calculate_refresh_rate(modeinfo);
|
2018-06-28 12:35:55 +02:00
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Registered custom mode "
|
2018-06-28 12:35:55 +02:00
|
|
|
"%"PRId32"x%"PRId32"@%"PRId32,
|
|
|
|
mode->wlr_mode.width, mode->wlr_mode.height,
|
|
|
|
mode->wlr_mode.refresh);
|
|
|
|
wl_list_insert(&conn->output.modes, &mode->wlr_mode.link);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static bool drm_connector_set_cursor(struct wlr_output *output,
|
2018-05-09 20:58:18 +02:00
|
|
|
struct wlr_texture *texture, int32_t scale,
|
2018-09-17 22:25:20 +02:00
|
|
|
enum wl_output_transform transform,
|
|
|
|
int32_t hotspot_x, int32_t hotspot_y, bool update_texture) {
|
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2017-09-30 12:31:08 +02:00
|
|
|
|
|
|
|
struct wlr_drm_crtc *crtc = conn->crtc;
|
2018-01-21 20:57:24 +01:00
|
|
|
if (!crtc) {
|
|
|
|
return false;
|
|
|
|
}
|
2017-06-26 09:32:36 +02:00
|
|
|
|
2018-03-11 11:40:03 +01:00
|
|
|
struct wlr_drm_plane *plane = crtc->cursor;
|
2017-08-06 11:38:40 +02:00
|
|
|
if (!plane) {
|
2018-03-11 11:40:03 +01:00
|
|
|
// We don't have a real cursor plane, so we make a fake one
|
2017-08-06 11:38:40 +02:00
|
|
|
plane = calloc(1, sizeof(*plane));
|
|
|
|
if (!plane) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Allocation failed");
|
2017-08-06 11:38:40 +02:00
|
|
|
return false;
|
2017-06-26 09:32:36 +02:00
|
|
|
}
|
2017-08-06 11:38:40 +02:00
|
|
|
crtc->cursor = plane;
|
|
|
|
}
|
2017-06-26 09:32:36 +02:00
|
|
|
|
2017-09-30 09:52:58 +02:00
|
|
|
if (!plane->surf.gbm) {
|
2017-08-06 11:38:40 +02:00
|
|
|
int ret;
|
|
|
|
uint64_t w, h;
|
2017-09-30 11:22:26 +02:00
|
|
|
ret = drmGetCap(drm->fd, DRM_CAP_CURSOR_WIDTH, &w);
|
2017-08-06 11:38:40 +02:00
|
|
|
w = ret ? 64 : w;
|
2017-09-30 11:22:26 +02:00
|
|
|
ret = drmGetCap(drm->fd, DRM_CAP_CURSOR_HEIGHT, &h);
|
2017-08-06 11:38:40 +02:00
|
|
|
h = ret ? 64 : h;
|
|
|
|
|
2018-08-04 05:03:34 +02:00
|
|
|
|
2019-02-05 23:39:30 +01:00
|
|
|
if (!drm->parent) {
|
|
|
|
if (!init_drm_surface(&plane->surf, &drm->renderer, w, h,
|
|
|
|
drm->renderer.gbm_format, GBM_BO_USE_LINEAR | GBM_BO_USE_SCANOUT)) {
|
|
|
|
wlr_log(WLR_ERROR, "Cannot allocate cursor resources");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
if (!init_drm_surface(&plane->surf, &drm->parent->renderer, w, h,
|
|
|
|
drm->parent->renderer.gbm_format, GBM_BO_USE_LINEAR)) {
|
|
|
|
wlr_log(WLR_ERROR, "Cannot allocate cursor resources");
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!init_drm_surface(&plane->mgpu_surf, &drm->renderer, w, h,
|
|
|
|
drm->renderer.gbm_format, GBM_BO_USE_LINEAR | GBM_BO_USE_SCANOUT)) {
|
|
|
|
wlr_log(WLR_ERROR, "Cannot allocate cursor resources");
|
|
|
|
return false;
|
|
|
|
}
|
2017-06-26 09:32:36 +02:00
|
|
|
}
|
2017-06-16 21:38:34 +02:00
|
|
|
}
|
2017-06-26 09:32:36 +02:00
|
|
|
|
2018-05-16 15:14:57 +02:00
|
|
|
wlr_matrix_projection(plane->matrix, plane->surf.width,
|
|
|
|
plane->surf.height, output->transform);
|
|
|
|
|
2018-03-11 11:40:03 +01:00
|
|
|
struct wlr_box hotspot = { .x = hotspot_x, .y = hotspot_y };
|
2019-01-19 10:14:01 +01:00
|
|
|
wlr_box_transform(&hotspot, &hotspot,
|
2018-12-21 19:56:10 +01:00
|
|
|
wlr_output_transform_invert(output->transform),
|
|
|
|
plane->surf.width, plane->surf.height);
|
2017-10-29 18:45:53 +01:00
|
|
|
|
2018-03-11 15:06:06 +01:00
|
|
|
if (plane->cursor_hotspot_x != hotspot.x ||
|
|
|
|
plane->cursor_hotspot_y != hotspot.y) {
|
|
|
|
// Update cursor hotspot
|
|
|
|
conn->cursor_x -= hotspot.x - plane->cursor_hotspot_x;
|
|
|
|
conn->cursor_y -= hotspot.y - plane->cursor_hotspot_y;
|
|
|
|
plane->cursor_hotspot_x = hotspot.x;
|
|
|
|
plane->cursor_hotspot_y = hotspot.y;
|
|
|
|
|
|
|
|
if (!drm->iface->crtc_move_cursor(drm, conn->crtc, conn->cursor_x,
|
|
|
|
conn->cursor_y)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-04-23 19:22:42 +02:00
|
|
|
wlr_output_update_needs_frame(output);
|
2018-03-11 15:06:06 +01:00
|
|
|
}
|
|
|
|
|
2018-05-01 22:38:04 +02:00
|
|
|
if (!update_texture) {
|
2018-03-11 15:06:06 +01:00
|
|
|
// Don't update cursor image
|
2017-10-12 09:40:51 +02:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2018-05-01 22:38:04 +02:00
|
|
|
plane->cursor_enabled = false;
|
|
|
|
if (texture != NULL) {
|
|
|
|
int width, height;
|
|
|
|
wlr_texture_get_size(texture, &width, &height);
|
2018-05-09 20:58:18 +02:00
|
|
|
width = width * output->scale / scale;
|
|
|
|
height = height * output->scale / scale;
|
2018-05-01 22:38:04 +02:00
|
|
|
|
|
|
|
if (width > (int)plane->surf.width || height > (int)plane->surf.height) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_ERROR, "Cursor too large (max %dx%d)",
|
2018-05-01 22:38:04 +02:00
|
|
|
(int)plane->surf.width, (int)plane->surf.height);
|
|
|
|
return false;
|
|
|
|
}
|
2017-08-07 11:07:42 +02:00
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
make_drm_surface_current(&plane->surf, NULL);
|
2017-06-26 07:34:15 +02:00
|
|
|
|
2018-03-20 23:10:42 +01:00
|
|
|
struct wlr_renderer *rend = plane->surf.renderer->wlr_rend;
|
2018-03-24 23:30:28 +01:00
|
|
|
|
2018-05-09 20:58:18 +02:00
|
|
|
struct wlr_box cursor_box = { .width = width, .height = height };
|
|
|
|
|
|
|
|
float matrix[9];
|
|
|
|
wlr_matrix_project_box(matrix, &cursor_box, transform, 0, plane->matrix);
|
|
|
|
|
2018-03-20 23:10:42 +01:00
|
|
|
wlr_renderer_begin(rend, plane->surf.width, plane->surf.height);
|
|
|
|
wlr_renderer_clear(rend, (float[]){ 0.0, 0.0, 0.0, 0.0 });
|
2018-05-09 20:58:18 +02:00
|
|
|
wlr_render_texture_with_matrix(rend, texture, matrix, 1.0);
|
2018-03-20 23:10:42 +01:00
|
|
|
wlr_renderer_end(rend);
|
2017-08-06 11:38:40 +02:00
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
swap_drm_surface_buffers(&plane->surf, NULL);
|
2018-03-11 11:40:03 +01:00
|
|
|
|
2018-05-01 22:38:04 +02:00
|
|
|
plane->cursor_enabled = true;
|
2018-03-11 11:40:03 +01:00
|
|
|
}
|
2017-08-07 11:07:42 +02:00
|
|
|
|
2018-02-02 21:01:59 +01:00
|
|
|
if (!drm->session->active) {
|
2018-03-11 11:40:03 +01:00
|
|
|
return true; // will be committed when session is resumed
|
2018-02-02 21:01:59 +01:00
|
|
|
}
|
|
|
|
|
Allow cursor render surface to be used as fb
In order for a surface to be used as a cursor plane framebuffer, it
appears that requiring the buffer to be linear is sufficient.
GBM_BO_USE_SCANOUT is added in case GBM_BO_USE_LINEAR isn't sufficient
on untested hardware.
Fixes #1323
Removed wlr_drm_plane.cursor_bo as it does not serve any purpose
anymore.
Relevant analysis (taken from the PR description):
While trying to implement a fix for #1323, I found that when exporting
the rendered surface into a DMA-BUF and reimporting it with
`GBM_BO_USE_CURSOR`, the resulting object does not appear to be valid.
After some digging (turning on drm-kms debugging and switching to legacy
mode), I managed to extract the following error: ```
[drm:__setplane_check.isra.1 [drm]] Invalid pixel format AR24
little-endian (0x34325241), modifier 0x100000000000001 ``` The format
itself refers to ARGB8888 which is the same format as
`renderer->gbm_format` used in master to create the cursor bo. However,
using `gbm_bo_create` with `GBM_BO_USE_CURSOR` results in a modifier of
0. A modifier of zero represents a linear buffer while the modifier of
the surface that is rendered to is `I915_FORMAT_MOD_X_TILED` (see
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/include/uapi/drm/drm_fourcc.h?h=v4.20.6#n263).
In order to fix this mismatch in modifier, I added the
`GBM_BO_USE_LINEAR` to the render surface and everything started to work
just fine. I wondered however, whether the export and import is really
necessary. I then decided to test if the back buffer of the render
surface works as well, and at least on my hardware (Intel HD 530 and
Intel UHD 620) it does. This is the patch in this PR and this requires
no exporting and importing.
I have to note that I cheated in order to import DMA_BUFs into a cursor
bo when doing the first tests, since on import the Intel drivers check
that the cursor is 64x64. This is strange since cursor sizes other than
64x64 have been around for quite some time now
(https://lists.freedesktop.org/archives/mesa-commit/2014-June/050268.html).
Removing this check made everything work fine. I later (while writing
this PR) found out that `__DRI_IMAGE_USE_CURSOR` (to which
`GBM_BO_USE_CURSOR` translates) has been deprecated in mesa
(https://gitlab.freedesktop.org/mesa/mesa/blob/master/include/GL/internal/dri_interface.h#L1296),
which makes me wonder what the usecase of `GBM_BO_USE_CURSOR` is. The
reason we never encountered this is that when specifying
`GBM_BO_USE_WRITE`, a dumb buffer is created trough DRM and the usage
flag never reaches the Intel driver directly. The relevant code is in
https://gitlab.freedesktop.org/mesa/mesa/blob/master/src/gbm/backends/dri/gbm_dri.c#L1011-1089
. From this it seems that as long as the size, format and modifiers are
right, any surface can be used as a cursor.
2019-02-04 20:47:07 +01:00
|
|
|
struct gbm_bo *bo = plane->cursor_enabled ? plane->surf.back : NULL;
|
2019-02-18 19:42:48 +01:00
|
|
|
if (bo && drm->parent) {
|
|
|
|
bo = copy_drm_surface_mgpu(&plane->mgpu_surf, bo);
|
2019-02-05 23:39:30 +01:00
|
|
|
}
|
|
|
|
|
2019-02-15 15:59:09 +01:00
|
|
|
if (bo) {
|
|
|
|
// workaround for nouveau
|
|
|
|
// Buffers created with GBM_BO_USER_LINEAR are placed in NOUVEAU_GEM_DOMAIN_GART.
|
|
|
|
// When the bo is attached to the cursor plane it is moved to NOUVEAU_GEM_DOMAIN_VRAM.
|
|
|
|
// However, this does not wait for the render operations to complete, leaving an empty surface.
|
|
|
|
// see https://bugs.freedesktop.org/show_bug.cgi?id=109631
|
|
|
|
// The render operations can be waited for using:
|
|
|
|
glFinish();
|
|
|
|
}
|
2018-01-20 16:43:14 +01:00
|
|
|
bool ok = drm->iface->crtc_set_cursor(drm, crtc, bo);
|
|
|
|
if (ok) {
|
2019-04-23 19:22:42 +02:00
|
|
|
wlr_output_update_needs_frame(output);
|
2018-01-20 16:43:14 +01:00
|
|
|
}
|
|
|
|
return ok;
|
2017-06-16 21:38:34 +02:00
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static bool drm_connector_move_cursor(struct wlr_output *output,
|
2017-06-16 21:38:34 +02:00
|
|
|
int x, int y) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
2018-01-21 22:16:55 +01:00
|
|
|
if (!conn->crtc) {
|
2018-01-21 21:47:02 +01:00
|
|
|
return false;
|
|
|
|
}
|
2017-10-29 18:45:53 +01:00
|
|
|
struct wlr_drm_plane *plane = conn->crtc->cursor;
|
|
|
|
|
2018-01-26 22:11:09 +01:00
|
|
|
struct wlr_box box = { .x = x, .y = y };
|
|
|
|
|
|
|
|
int width, height;
|
2018-01-30 10:23:35 +01:00
|
|
|
wlr_output_transformed_resolution(output, &width, &height);
|
2017-08-20 22:02:39 +02:00
|
|
|
|
2017-11-01 14:25:41 +01:00
|
|
|
enum wl_output_transform transform =
|
|
|
|
wlr_output_transform_invert(output->transform);
|
2018-12-21 19:56:10 +01:00
|
|
|
wlr_box_transform(&box, &box, transform, width, height);
|
2017-08-20 22:02:39 +02:00
|
|
|
|
2017-12-05 22:23:01 +01:00
|
|
|
if (plane != NULL) {
|
2018-01-30 10:23:35 +01:00
|
|
|
box.x -= plane->cursor_hotspot_x;
|
|
|
|
box.y -= plane->cursor_hotspot_y;
|
2017-12-05 22:23:01 +01:00
|
|
|
}
|
2017-11-01 14:36:58 +01:00
|
|
|
|
2018-02-02 21:01:59 +01:00
|
|
|
conn->cursor_x = box.x;
|
|
|
|
conn->cursor_y = box.y;
|
|
|
|
|
|
|
|
if (!drm->session->active) {
|
2018-03-11 11:40:03 +01:00
|
|
|
return true; // will be committed when session is resumed
|
2018-02-02 21:01:59 +01:00
|
|
|
}
|
|
|
|
|
2018-01-30 10:23:35 +01:00
|
|
|
bool ok = drm->iface->crtc_move_cursor(drm, conn->crtc, box.x, box.y);
|
2018-01-20 16:43:14 +01:00
|
|
|
if (ok) {
|
2019-04-23 19:22:42 +02:00
|
|
|
wlr_output_update_needs_frame(output);
|
2018-01-20 16:43:14 +01:00
|
|
|
}
|
|
|
|
return ok;
|
2017-06-16 21:38:34 +02:00
|
|
|
}
|
|
|
|
|
2018-10-29 20:38:57 +01:00
|
|
|
static bool drm_connector_schedule_frame(struct wlr_output *output) {
|
2018-10-05 16:14:22 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
|
|
|
if (!drm->session->active) {
|
2018-10-29 20:38:57 +01:00
|
|
|
return false;
|
2018-10-05 16:14:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
// We need to figure out where we are in the vblank cycle
|
|
|
|
// TODO: try using drmWaitVBlank and fallback to pageflipping
|
|
|
|
|
|
|
|
struct wlr_drm_crtc *crtc = conn->crtc;
|
|
|
|
if (!crtc) {
|
2018-10-29 20:38:57 +01:00
|
|
|
return false;
|
2018-10-05 16:14:22 +02:00
|
|
|
}
|
|
|
|
struct wlr_drm_plane *plane = crtc->primary;
|
|
|
|
struct gbm_bo *bo = plane->surf.back;
|
|
|
|
if (!bo) {
|
|
|
|
// We haven't swapped buffers yet -- can't do a pageflip
|
|
|
|
wlr_output_send_frame(output);
|
2018-10-29 20:38:57 +01:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
if (drm->parent) {
|
|
|
|
bo = copy_drm_surface_mgpu(&plane->mgpu_surf, bo);
|
2018-10-05 16:14:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
if (conn->pageflip_pending) {
|
|
|
|
wlr_log(WLR_ERROR, "Skipping pageflip on output '%s'",
|
|
|
|
conn->output.name);
|
2018-10-29 20:38:57 +01:00
|
|
|
return true;
|
2018-10-05 16:14:22 +02:00
|
|
|
}
|
|
|
|
|
2019-05-26 16:38:35 +02:00
|
|
|
uint32_t fb_id = get_fb_for_bo(bo, plane->drm_format, drm->addfb2_modifiers);
|
2018-10-05 16:14:22 +02:00
|
|
|
if (!drm->iface->crtc_pageflip(drm, conn, crtc, fb_id, NULL)) {
|
2018-10-29 20:38:57 +01:00
|
|
|
return false;
|
2018-10-05 16:14:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
conn->pageflip_pending = true;
|
|
|
|
wlr_output_update_enabled(output, true);
|
2018-10-29 20:38:57 +01:00
|
|
|
return true;
|
2018-10-05 16:14:22 +02:00
|
|
|
}
|
|
|
|
|
2019-04-22 08:08:10 +02:00
|
|
|
static uint32_t strip_alpha_channel(uint32_t format) {
|
|
|
|
switch (format) {
|
|
|
|
case DRM_FORMAT_ARGB8888:
|
|
|
|
return DRM_FORMAT_XRGB8888;
|
|
|
|
default:
|
|
|
|
return DRM_FORMAT_INVALID;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-04-29 21:04:18 +02:00
|
|
|
static bool drm_connector_attach_buffer(struct wlr_output *output,
|
|
|
|
struct wlr_buffer *buffer) {
|
2019-03-29 20:27:12 +01:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
|
|
|
struct wlr_drm_backend *drm = get_drm_backend_from_backend(output->backend);
|
|
|
|
if (!drm->session->active) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct wlr_drm_crtc *crtc = conn->crtc;
|
|
|
|
if (!crtc) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-04-29 21:04:18 +02:00
|
|
|
struct wlr_dmabuf_attributes attribs;
|
|
|
|
if (!wlr_buffer_get_dmabuf(buffer, &attribs)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-05-04 11:10:29 +02:00
|
|
|
if (attribs.flags != 0) {
|
|
|
|
return false;
|
|
|
|
}
|
2019-04-29 21:04:18 +02:00
|
|
|
if (attribs.width != output->width || attribs.height != output->height) {
|
2019-03-29 20:27:12 +01:00
|
|
|
return false;
|
|
|
|
}
|
2019-04-22 08:08:10 +02:00
|
|
|
|
2019-04-09 22:36:35 +02:00
|
|
|
if (!wlr_drm_format_set_has(&crtc->primary->formats,
|
2019-04-29 21:04:18 +02:00
|
|
|
attribs.format, attribs.modifier)) {
|
2019-04-22 08:08:10 +02:00
|
|
|
// The format isn't supported by the plane. Try stripping the alpha
|
|
|
|
// channel, if any.
|
2019-04-29 21:04:18 +02:00
|
|
|
uint32_t format = strip_alpha_channel(attribs.format);
|
2019-04-22 08:08:10 +02:00
|
|
|
if (format != DRM_FORMAT_INVALID && wlr_drm_format_set_has(
|
2019-04-29 21:04:18 +02:00
|
|
|
&crtc->primary->formats, format, attribs.modifier)) {
|
|
|
|
attribs.format = format;
|
2019-04-22 08:08:10 +02:00
|
|
|
} else {
|
|
|
|
return false;
|
|
|
|
}
|
2019-04-09 22:36:35 +02:00
|
|
|
}
|
2019-03-29 20:27:12 +01:00
|
|
|
|
2019-04-29 22:25:47 +02:00
|
|
|
memcpy(&conn->pending_dmabuf, &attribs, sizeof(attribs));
|
2019-03-29 20:27:12 +01:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static void drm_connector_destroy(struct wlr_output *output) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_connector *conn = get_drm_connector_from_output(output);
|
2018-04-21 12:42:18 +02:00
|
|
|
drm_connector_cleanup(conn);
|
2018-09-28 10:00:40 +02:00
|
|
|
drmModeFreeCrtc(conn->old_crtc);
|
2017-09-30 12:31:08 +02:00
|
|
|
wl_event_source_remove(conn->retry_pageflip);
|
2017-11-01 19:34:17 +01:00
|
|
|
wl_list_remove(&conn->link);
|
2017-09-30 12:31:08 +02:00
|
|
|
free(conn);
|
2017-05-07 18:26:48 +02:00
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static const struct wlr_output_impl output_impl = {
|
2019-08-07 08:11:38 +02:00
|
|
|
.enable = enable_drm_connector,
|
|
|
|
.set_mode = drm_connector_set_mode,
|
2018-04-21 12:42:18 +02:00
|
|
|
.set_cursor = drm_connector_set_cursor,
|
|
|
|
.move_cursor = drm_connector_move_cursor,
|
|
|
|
.destroy = drm_connector_destroy,
|
2019-04-23 18:26:21 +02:00
|
|
|
.attach_render = drm_connector_attach_render,
|
|
|
|
.commit = drm_connector_commit,
|
2018-10-03 10:53:35 +02:00
|
|
|
.set_gamma = set_drm_connector_gamma,
|
2018-04-21 12:42:18 +02:00
|
|
|
.get_gamma_size = drm_connector_get_gamma_size,
|
2018-05-21 19:50:51 +02:00
|
|
|
.export_dmabuf = drm_connector_export_dmabuf,
|
2018-10-05 16:14:22 +02:00
|
|
|
.schedule_frame = drm_connector_schedule_frame,
|
2019-04-29 21:04:18 +02:00
|
|
|
.attach_buffer = drm_connector_attach_buffer,
|
2017-05-07 18:26:48 +02:00
|
|
|
};
|
|
|
|
|
2017-12-19 19:59:08 +01:00
|
|
|
bool wlr_output_is_drm(struct wlr_output *output) {
|
|
|
|
return output->impl == &output_impl;
|
|
|
|
}
|
|
|
|
|
2017-09-23 08:27:14 +02:00
|
|
|
static int retry_pageflip(void *data) {
|
2017-09-30 12:31:08 +02:00
|
|
|
struct wlr_drm_connector *conn = data;
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "%s: Retrying pageflip", conn->output.name);
|
2018-04-21 12:42:18 +02:00
|
|
|
drm_connector_start_renderer(conn);
|
2017-09-23 08:44:39 +02:00
|
|
|
return 0;
|
2017-09-23 08:27:14 +02:00
|
|
|
}
|
|
|
|
|
2017-07-20 13:26:53 +02:00
|
|
|
static const int32_t subpixel_map[] = {
|
|
|
|
[DRM_MODE_SUBPIXEL_UNKNOWN] = WL_OUTPUT_SUBPIXEL_UNKNOWN,
|
|
|
|
[DRM_MODE_SUBPIXEL_HORIZONTAL_RGB] = WL_OUTPUT_SUBPIXEL_HORIZONTAL_RGB,
|
|
|
|
[DRM_MODE_SUBPIXEL_HORIZONTAL_BGR] = WL_OUTPUT_SUBPIXEL_HORIZONTAL_BGR,
|
|
|
|
[DRM_MODE_SUBPIXEL_VERTICAL_RGB] = WL_OUTPUT_SUBPIXEL_VERTICAL_RGB,
|
|
|
|
[DRM_MODE_SUBPIXEL_VERTICAL_BGR] = WL_OUTPUT_SUBPIXEL_VERTICAL_BGR,
|
|
|
|
[DRM_MODE_SUBPIXEL_NONE] = WL_OUTPUT_SUBPIXEL_NONE,
|
|
|
|
};
|
2017-05-13 10:37:15 +02:00
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
static void dealloc_crtc(struct wlr_drm_connector *conn) {
|
2018-09-17 22:25:20 +02:00
|
|
|
struct wlr_drm_backend *drm =
|
|
|
|
get_drm_backend_from_backend(conn->output.backend);
|
2018-09-04 15:09:07 +02:00
|
|
|
if (conn->crtc == NULL) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2018-09-04 19:44:44 +02:00
|
|
|
wlr_log(WLR_DEBUG, "De-allocating CRTC %zu for output '%s'",
|
|
|
|
conn->crtc - drm->crtcs, conn->output.name);
|
|
|
|
|
2018-10-03 10:53:35 +02:00
|
|
|
set_drm_connector_gamma(&conn->output, 0, NULL, NULL, NULL);
|
2019-06-21 08:06:21 +02:00
|
|
|
finish_drm_surface(&conn->crtc->primary->surf);
|
|
|
|
finish_drm_surface(&conn->crtc->cursor->surf);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
|
|
|
drm->iface->conn_enable(drm, conn, false);
|
|
|
|
|
|
|
|
conn->crtc = NULL;
|
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
static void realloc_crtcs(struct wlr_drm_backend *drm) {
|
|
|
|
assert(drm->num_crtcs > 0);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
size_t num_outputs = wl_list_length(&drm->outputs);
|
|
|
|
if (num_outputs == 0) {
|
|
|
|
return;
|
2018-09-10 23:35:22 +02:00
|
|
|
}
|
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
wlr_log(WLR_DEBUG, "Reallocating CRTCs");
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
struct wlr_drm_connector *connectors[num_outputs];
|
|
|
|
uint32_t connector_constraints[num_outputs];
|
|
|
|
uint32_t previous_match[drm->num_crtcs];
|
|
|
|
uint32_t new_match[drm->num_crtcs];
|
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
for (size_t i = 0; i < drm->num_crtcs; ++i) {
|
2019-06-21 08:06:21 +02:00
|
|
|
previous_match[i] = UNMATCHED;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
wlr_log(WLR_DEBUG, "State before reallocation:");
|
2019-06-21 08:06:21 +02:00
|
|
|
size_t i = 0;
|
2018-09-04 15:09:07 +02:00
|
|
|
struct wlr_drm_connector *conn;
|
|
|
|
wl_list_for_each(conn, &drm->outputs, link) {
|
2018-09-10 23:35:22 +02:00
|
|
|
connectors[i] = conn;
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2018-09-10 23:35:22 +02:00
|
|
|
wlr_log(WLR_DEBUG, " '%s' crtc=%d state=%d desired_enabled=%d",
|
|
|
|
conn->output.name,
|
|
|
|
conn->crtc ? (int)(conn->crtc - drm->crtcs) : -1,
|
|
|
|
conn->state, conn->desired_enabled);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
|
|
|
if (conn->crtc) {
|
2019-06-21 08:06:21 +02:00
|
|
|
previous_match[conn->crtc - drm->crtcs] = i;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
|
2018-09-10 23:35:22 +02:00
|
|
|
// Only search CRTCs for user-enabled outputs (that are already
|
|
|
|
// connected or in need of a modeset)
|
|
|
|
if ((conn->state == WLR_DRM_CONN_CONNECTED ||
|
|
|
|
conn->state == WLR_DRM_CONN_NEEDS_MODESET) &&
|
|
|
|
conn->desired_enabled) {
|
2019-06-21 08:06:21 +02:00
|
|
|
connector_constraints[i] = conn->possible_crtc;
|
|
|
|
} else {
|
|
|
|
// Will always fail to match anything
|
|
|
|
connector_constraints[i] = 0;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
2019-06-21 08:06:21 +02:00
|
|
|
|
|
|
|
++i;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
match_obj(num_outputs, connector_constraints,
|
|
|
|
drm->num_crtcs, previous_match, new_match);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
// Converts our crtc=>connector result into a connector=>crtc one.
|
|
|
|
ssize_t connector_match[num_outputs];
|
|
|
|
for (size_t i = 0 ; i < num_outputs; ++i) {
|
|
|
|
connector_match[i] = -1;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
for (size_t i = 0; i < drm->num_crtcs; ++i) {
|
2019-06-21 08:06:21 +02:00
|
|
|
if (new_match[i] != UNMATCHED) {
|
|
|
|
connector_match[new_match[i]] = i;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
/*
|
|
|
|
* In the case that we add a new connector (hotplug) and we fail to
|
|
|
|
* match everything, we prefer to fail the new connector and keep all
|
|
|
|
* of the old mappings instead.
|
|
|
|
*/
|
|
|
|
for (size_t i = 0; i < num_outputs; ++i) {
|
|
|
|
struct wlr_drm_connector *conn = connectors[i];
|
|
|
|
if (conn->state == WLR_DRM_CONN_CONNECTED &&
|
|
|
|
conn->desired_enabled &&
|
|
|
|
connector_match[i] == -1) {
|
|
|
|
wlr_log(WLR_DEBUG, "Could not match a CRTC for previously connected output; "
|
|
|
|
"keeping old configuration");
|
|
|
|
return;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
wlr_log(WLR_DEBUG, "State after reallocation:");
|
2019-06-21 08:06:21 +02:00
|
|
|
|
|
|
|
// Apply new configuration
|
|
|
|
for (size_t i = 0; i < num_outputs; ++i) {
|
|
|
|
struct wlr_drm_connector *conn = connectors[i];
|
|
|
|
bool prev_enabled = conn->crtc;
|
|
|
|
|
|
|
|
wlr_log(WLR_DEBUG, " '%s' crtc=%zd state=%d desired_enabled=%d",
|
2018-09-10 23:35:22 +02:00
|
|
|
conn->output.name,
|
2019-06-21 08:06:21 +02:00
|
|
|
connector_match[i],
|
2018-09-10 23:35:22 +02:00
|
|
|
conn->state, conn->desired_enabled);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
// We don't need to change anything.
|
|
|
|
if (prev_enabled && connector_match[i] == conn->crtc - drm->crtcs) {
|
|
|
|
continue;
|
|
|
|
}
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
dealloc_crtc(conn);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
if (connector_match[i] == -1) {
|
|
|
|
if (prev_enabled) {
|
|
|
|
wlr_log(WLR_DEBUG, "Output has %s lost its CRTC",
|
|
|
|
conn->output.name);
|
|
|
|
conn->state = WLR_DRM_CONN_NEEDS_MODESET;
|
|
|
|
wlr_output_update_enabled(&conn->output, false);
|
|
|
|
conn->desired_mode = conn->output.current_mode;
|
|
|
|
wlr_output_update_mode(&conn->output, NULL);
|
|
|
|
}
|
2019-01-19 10:14:01 +01:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
conn->crtc = &drm->crtcs[connector_match[i]];
|
|
|
|
|
|
|
|
// Only realloc buffers if we have actually been modeset
|
|
|
|
if (conn->state != WLR_DRM_CONN_CONNECTED) {
|
2018-09-04 15:09:07 +02:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
struct wlr_output_mode *mode = conn->output.current_mode;
|
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
if (!init_drm_plane_surfaces(conn->crtc->primary, drm,
|
2019-01-29 12:04:12 +01:00
|
|
|
mode->width, mode->height, drm->renderer.gbm_format)) {
|
2018-09-04 15:09:07 +02:00
|
|
|
wlr_log(WLR_ERROR, "Failed to initialize renderer for plane");
|
|
|
|
drm_connector_cleanup(conn);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
drm_connector_start_renderer(conn);
|
2018-09-04 23:10:37 +02:00
|
|
|
|
|
|
|
wlr_output_damage_whole(&conn->output);
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-12-09 10:48:00 +01:00
|
|
|
static uint32_t get_possible_crtcs(int fd, drmModeRes *res,
|
|
|
|
drmModeConnector *conn, bool is_mst) {
|
|
|
|
uint32_t ret = 0;
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2018-12-09 10:55:53 +01:00
|
|
|
for (int i = 0; i < conn->count_encoders; ++i) {
|
|
|
|
drmModeEncoder *enc = drmModeGetEncoder(fd, conn->encoders[i]);
|
2018-12-09 10:48:00 +01:00
|
|
|
if (!enc) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret |= enc->possible_crtcs;
|
|
|
|
|
|
|
|
drmModeFreeEncoder(enc);
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
|
2018-12-09 10:48:00 +01:00
|
|
|
// Sometimes DP MST connectors report no encoders, so we'll loop though
|
|
|
|
// all of the encoders of the MST type instead.
|
|
|
|
// TODO: See if there is a better solution.
|
|
|
|
|
|
|
|
if (!is_mst || ret) {
|
|
|
|
return ret;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
|
2018-12-09 10:48:00 +01:00
|
|
|
for (int i = 0; i < res->count_encoders; ++i) {
|
2018-12-09 10:55:53 +01:00
|
|
|
drmModeEncoder *enc = drmModeGetEncoder(fd, res->encoders[i]);
|
2018-12-09 10:48:00 +01:00
|
|
|
if (!enc) {
|
|
|
|
continue;
|
|
|
|
}
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2018-12-09 10:48:00 +01:00
|
|
|
if (enc->encoder_type == DRM_MODE_ENCODER_DPMST) {
|
|
|
|
ret |= enc->possible_crtcs;
|
|
|
|
}
|
|
|
|
|
|
|
|
drmModeFreeEncoder(enc);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
2018-09-04 15:09:07 +02:00
|
|
|
}
|
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
void scan_drm_connectors(struct wlr_drm_backend *drm) {
|
2019-06-24 03:52:23 +02:00
|
|
|
/*
|
|
|
|
* This GPU is not really a modesetting device.
|
|
|
|
* It's just being used as a renderer.
|
|
|
|
*/
|
|
|
|
if (drm->num_crtcs == 0) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Scanning DRM connectors");
|
2017-05-04 11:58:11 +02:00
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
drmModeRes *res = drmModeGetResources(drm->fd);
|
2017-05-03 12:40:19 +02:00
|
|
|
if (!res) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Failed to get DRM resources");
|
2017-05-03 12:40:19 +02:00
|
|
|
return;
|
2017-05-03 07:49:03 +02:00
|
|
|
}
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2018-09-02 09:00:21 +02:00
|
|
|
size_t seen_len = wl_list_length(&drm->outputs);
|
2017-10-22 12:45:23 +02:00
|
|
|
// +1 so length can never be 0, which is undefined behaviour.
|
|
|
|
// Last element isn't used.
|
2018-09-02 09:00:21 +02:00
|
|
|
bool seen[seen_len + 1];
|
2018-09-02 01:03:20 +02:00
|
|
|
memset(seen, false, sizeof(seen));
|
|
|
|
size_t new_outputs_len = 0;
|
2018-09-02 09:00:21 +02:00
|
|
|
struct wlr_drm_connector *new_outputs[res->count_connectors + 1];
|
2017-09-09 12:41:23 +02:00
|
|
|
|
2017-05-03 12:40:19 +02:00
|
|
|
for (int i = 0; i < res->count_connectors; ++i) {
|
2017-09-30 12:31:08 +02:00
|
|
|
drmModeConnector *drm_conn = drmModeGetConnector(drm->fd,
|
2017-07-20 13:26:53 +02:00
|
|
|
res->connectors[i]);
|
2017-09-30 12:31:08 +02:00
|
|
|
if (!drm_conn) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Failed to get DRM connector");
|
2017-05-03 12:40:19 +02:00
|
|
|
continue;
|
2017-05-01 05:20:48 +02:00
|
|
|
}
|
2017-10-22 23:38:30 +02:00
|
|
|
drmModeEncoder *curr_enc = drmModeGetEncoder(drm->fd,
|
|
|
|
drm_conn->encoder_id);
|
|
|
|
|
2018-12-09 10:05:03 +01:00
|
|
|
ssize_t index = -1;
|
2017-10-19 15:48:00 +02:00
|
|
|
struct wlr_drm_connector *c, *wlr_conn = NULL;
|
|
|
|
wl_list_for_each(c, &drm->outputs, link) {
|
|
|
|
index++;
|
|
|
|
if (c->id == drm_conn->connector_id) {
|
|
|
|
wlr_conn = c;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2017-10-22 23:38:30 +02:00
|
|
|
|
2017-10-19 15:48:00 +02:00
|
|
|
if (!wlr_conn) {
|
2017-09-30 12:31:08 +02:00
|
|
|
wlr_conn = calloc(1, sizeof(*wlr_conn));
|
|
|
|
if (!wlr_conn) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Allocation failed");
|
2017-10-22 23:38:30 +02:00
|
|
|
drmModeFreeEncoder(curr_enc);
|
2017-09-30 12:31:08 +02:00
|
|
|
drmModeFreeConnector(drm_conn);
|
2017-07-20 13:26:53 +02:00
|
|
|
continue;
|
2017-05-07 18:26:48 +02:00
|
|
|
}
|
2018-01-04 12:46:15 +01:00
|
|
|
wlr_output_init(&wlr_conn->output, &drm->backend, &output_impl,
|
|
|
|
drm->display);
|
2017-05-03 12:40:19 +02:00
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
struct wl_event_loop *ev = wl_display_get_event_loop(drm->display);
|
2017-09-30 12:31:08 +02:00
|
|
|
wlr_conn->retry_pageflip = wl_event_loop_add_timer(ev, retry_pageflip,
|
|
|
|
wlr_conn);
|
2017-09-23 08:27:14 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
wlr_conn->state = WLR_DRM_CONN_DISCONNECTED;
|
|
|
|
wlr_conn->id = drm_conn->connector_id;
|
2017-05-03 12:40:19 +02:00
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
snprintf(wlr_conn->output.name, sizeof(wlr_conn->output.name),
|
|
|
|
"%s-%"PRIu32, conn_get_name(drm_conn->connector_type),
|
|
|
|
drm_conn->connector_type_id);
|
|
|
|
|
2017-05-04 11:58:11 +02:00
|
|
|
if (curr_enc) {
|
2017-09-30 12:31:08 +02:00
|
|
|
wlr_conn->old_crtc = drmModeGetCrtc(drm->fd, curr_enc->crtc_id);
|
2017-05-04 11:58:11 +02:00
|
|
|
}
|
|
|
|
|
2018-12-09 10:05:03 +01:00
|
|
|
wl_list_insert(drm->outputs.prev, &wlr_conn->link);
|
2018-09-04 15:09:07 +02:00
|
|
|
wlr_log(WLR_INFO, "Found connector '%s'", wlr_conn->output.name);
|
2017-05-03 12:40:19 +02:00
|
|
|
} else {
|
2017-09-09 12:41:23 +02:00
|
|
|
seen[index] = true;
|
2017-05-01 05:20:48 +02:00
|
|
|
}
|
|
|
|
|
2017-10-22 23:38:30 +02:00
|
|
|
if (curr_enc) {
|
|
|
|
for (size_t i = 0; i < drm->num_crtcs; ++i) {
|
|
|
|
if (drm->crtcs[i].id == curr_enc->crtc_id) {
|
|
|
|
wlr_conn->crtc = &drm->crtcs[i];
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
wlr_conn->crtc = NULL;
|
|
|
|
}
|
|
|
|
|
2018-10-04 14:11:37 +02:00
|
|
|
// This can only happen *after* hotplug, since we haven't read the
|
|
|
|
// connector properties yet
|
|
|
|
if (wlr_conn->props.link_status != 0) {
|
|
|
|
uint64_t link_status;
|
|
|
|
if (!get_drm_prop(drm->fd, wlr_conn->id,
|
|
|
|
wlr_conn->props.link_status, &link_status)) {
|
|
|
|
wlr_log(WLR_ERROR, "Failed to get link status for '%s'",
|
|
|
|
wlr_conn->output.name);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (link_status == DRM_MODE_LINK_STATUS_BAD) {
|
|
|
|
// We need to reload our list of modes and force a modeset
|
|
|
|
wlr_log(WLR_INFO, "Bad link for '%s'", wlr_conn->output.name);
|
|
|
|
drm_connector_cleanup(wlr_conn);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
if (wlr_conn->state == WLR_DRM_CONN_DISCONNECTED &&
|
|
|
|
drm_conn->connection == DRM_MODE_CONNECTED) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "'%s' connected", wlr_conn->output.name);
|
|
|
|
wlr_log(WLR_DEBUG, "Current CRTC: %d",
|
2018-05-27 12:32:00 +02:00
|
|
|
wlr_conn->crtc ? (int)wlr_conn->crtc->id : -1);
|
2018-02-06 22:45:37 +01:00
|
|
|
|
|
|
|
wlr_conn->output.phys_width = drm_conn->mmWidth;
|
|
|
|
wlr_conn->output.phys_height = drm_conn->mmHeight;
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Physical size: %"PRId32"x%"PRId32,
|
2018-02-06 22:45:37 +01:00
|
|
|
wlr_conn->output.phys_width, wlr_conn->output.phys_height);
|
|
|
|
wlr_conn->output.subpixel = subpixel_map[drm_conn->subpixel];
|
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
get_drm_connector_props(drm->fd, wlr_conn->id, &wlr_conn->props);
|
2018-02-06 22:45:37 +01:00
|
|
|
|
|
|
|
size_t edid_len = 0;
|
2018-04-26 00:24:58 +02:00
|
|
|
uint8_t *edid = get_drm_prop_blob(drm->fd,
|
2018-02-06 22:45:37 +01:00
|
|
|
wlr_conn->id, wlr_conn->props.edid, &edid_len);
|
|
|
|
parse_edid(&wlr_conn->output, edid_len, edid);
|
|
|
|
free(edid);
|
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Detected modes:");
|
2017-05-03 12:40:19 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
for (int i = 0; i < drm_conn->count_modes; ++i) {
|
|
|
|
struct wlr_drm_mode *mode = calloc(1, sizeof(*mode));
|
2017-08-16 09:23:21 +02:00
|
|
|
if (!mode) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log_errno(WLR_ERROR, "Allocation failed");
|
2017-08-16 09:23:21 +02:00
|
|
|
continue;
|
|
|
|
}
|
2018-11-21 20:23:48 +01:00
|
|
|
|
2018-11-22 18:52:52 +01:00
|
|
|
if (drm_conn->modes[i].flags & DRM_MODE_FLAG_INTERLACE) {
|
2018-11-21 20:23:48 +01:00
|
|
|
free(mode);
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
mode->drm_mode = drm_conn->modes[i];
|
|
|
|
mode->wlr_mode.width = mode->drm_mode.hdisplay;
|
|
|
|
mode->wlr_mode.height = mode->drm_mode.vdisplay;
|
|
|
|
mode->wlr_mode.refresh = calculate_refresh_rate(&mode->drm_mode);
|
2019-03-21 21:12:43 +01:00
|
|
|
if (mode->drm_mode.type & DRM_MODE_TYPE_PREFERRED) {
|
|
|
|
mode->wlr_mode.preferred = true;
|
|
|
|
}
|
2017-05-03 12:40:19 +02:00
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, " %"PRId32"x%"PRId32"@%"PRId32,
|
2017-08-14 14:03:51 +02:00
|
|
|
mode->wlr_mode.width, mode->wlr_mode.height,
|
|
|
|
mode->wlr_mode.refresh);
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2017-10-15 12:32:37 +02:00
|
|
|
wl_list_insert(&wlr_conn->output.modes, &mode->wlr_mode.link);
|
2017-05-03 07:49:03 +02:00
|
|
|
}
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2018-12-09 10:48:00 +01:00
|
|
|
wlr_conn->possible_crtc = get_possible_crtcs(drm->fd, res, drm_conn,
|
|
|
|
wlr_conn->props.path != 0);
|
2018-09-04 15:09:07 +02:00
|
|
|
if (wlr_conn->possible_crtc == 0) {
|
|
|
|
wlr_log(WLR_ERROR, "No CRTC possible for connector '%s'",
|
|
|
|
wlr_conn->output.name);
|
|
|
|
}
|
|
|
|
|
2018-09-02 01:03:20 +02:00
|
|
|
wlr_output_update_enabled(&wlr_conn->output, wlr_conn->crtc != NULL);
|
2018-09-10 23:35:22 +02:00
|
|
|
wlr_conn->desired_enabled = true;
|
2017-10-22 22:21:23 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
wlr_conn->state = WLR_DRM_CONN_NEEDS_MODESET;
|
2018-09-02 01:03:20 +02:00
|
|
|
new_outputs[new_outputs_len++] = wlr_conn;
|
2018-12-09 10:05:03 +01:00
|
|
|
} else if ((wlr_conn->state == WLR_DRM_CONN_CONNECTED ||
|
|
|
|
wlr_conn->state == WLR_DRM_CONN_NEEDS_MODESET) &&
|
2017-09-30 12:31:08 +02:00
|
|
|
drm_conn->connection != DRM_MODE_CONNECTED) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "'%s' disconnected", wlr_conn->output.name);
|
2017-10-22 22:21:23 +02:00
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
drm_connector_cleanup(wlr_conn);
|
2017-05-01 05:20:48 +02:00
|
|
|
}
|
|
|
|
|
2017-10-22 23:38:30 +02:00
|
|
|
drmModeFreeEncoder(curr_enc);
|
2017-09-30 12:31:08 +02:00
|
|
|
drmModeFreeConnector(drm_conn);
|
2017-05-01 05:20:48 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
drmModeFreeResources(res);
|
2017-09-09 12:41:23 +02:00
|
|
|
|
2018-12-09 10:05:03 +01:00
|
|
|
// Iterate in reverse order because we'll remove items from the list and
|
|
|
|
// still want indices to remain correct.
|
2017-10-19 15:48:00 +02:00
|
|
|
struct wlr_drm_connector *conn, *tmp_conn;
|
2017-10-22 12:45:23 +02:00
|
|
|
size_t index = wl_list_length(&drm->outputs);
|
2018-12-09 10:05:03 +01:00
|
|
|
wl_list_for_each_reverse_safe(conn, tmp_conn, &drm->outputs, link) {
|
2017-10-22 12:45:23 +02:00
|
|
|
index--;
|
2018-09-02 09:00:21 +02:00
|
|
|
if (index >= seen_len || seen[index]) {
|
2017-09-09 12:41:23 +02:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "'%s' disappeared", conn->output.name);
|
2018-04-21 12:42:18 +02:00
|
|
|
drm_connector_cleanup(conn);
|
2017-09-09 12:41:23 +02:00
|
|
|
|
2019-08-02 19:11:23 +02:00
|
|
|
wlr_output_destroy(&conn->output);
|
2017-09-09 12:41:23 +02:00
|
|
|
}
|
2018-09-02 01:03:20 +02:00
|
|
|
|
2019-06-21 08:06:21 +02:00
|
|
|
realloc_crtcs(drm);
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2018-09-02 01:03:20 +02:00
|
|
|
for (size_t i = 0; i < new_outputs_len; ++i) {
|
|
|
|
struct wlr_drm_connector *conn = new_outputs[i];
|
|
|
|
|
|
|
|
wlr_log(WLR_INFO, "Requesting modeset for '%s'",
|
|
|
|
conn->output.name);
|
|
|
|
wlr_signal_emit_safe(&drm->backend.events.new_output,
|
|
|
|
&conn->output);
|
|
|
|
}
|
2018-09-04 15:09:07 +02:00
|
|
|
|
2018-09-10 23:35:22 +02:00
|
|
|
attempt_enable_needs_modeset(drm);
|
2017-05-01 05:20:48 +02:00
|
|
|
}
|
|
|
|
|
2018-10-02 12:11:09 +02:00
|
|
|
static int mhz_to_nsec(int mhz) {
|
|
|
|
return 1000000000000LL / mhz;
|
|
|
|
}
|
|
|
|
|
2017-05-07 16:00:23 +02:00
|
|
|
static void page_flip_handler(int fd, unsigned seq,
|
2019-06-26 17:14:31 +02:00
|
|
|
unsigned tv_sec, unsigned tv_usec, unsigned crtc_id, void *data) {
|
|
|
|
struct wlr_drm_backend *drm = data;
|
|
|
|
struct wlr_drm_connector *conn = NULL;
|
|
|
|
struct wlr_drm_connector *search;
|
|
|
|
|
|
|
|
wl_list_for_each(search, &drm->outputs, link) {
|
|
|
|
if (search->crtc && search->crtc->id == crtc_id) {
|
|
|
|
conn = search;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!conn) {
|
2019-08-02 19:11:23 +02:00
|
|
|
wlr_log(WLR_DEBUG, "No connector for crtc_id %u", crtc_id);
|
2019-06-26 17:14:31 +02:00
|
|
|
return;
|
|
|
|
}
|
2017-05-03 12:40:19 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
conn->pageflip_pending = false;
|
2018-09-28 10:00:40 +02:00
|
|
|
|
2018-09-10 23:35:22 +02:00
|
|
|
if (conn->state != WLR_DRM_CONN_CONNECTED || conn->crtc == NULL) {
|
2017-08-11 01:12:41 +02:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2019-05-04 11:07:37 +02:00
|
|
|
// Release the old buffer as it's not displayed anymore. The pending
|
|
|
|
// buffer becomes the current buffer.
|
|
|
|
wlr_buffer_unref(conn->current_buffer);
|
|
|
|
conn->current_buffer = conn->pending_buffer;
|
|
|
|
conn->pending_buffer = NULL;
|
|
|
|
|
|
|
|
uint32_t present_flags = WLR_OUTPUT_PRESENT_VSYNC |
|
|
|
|
WLR_OUTPUT_PRESENT_HW_CLOCK | WLR_OUTPUT_PRESENT_HW_COMPLETION;
|
|
|
|
if (conn->current_buffer != NULL) {
|
|
|
|
present_flags |= WLR_OUTPUT_PRESENT_ZERO_COPY;
|
|
|
|
} else {
|
|
|
|
post_drm_surface(&conn->crtc->primary->surf);
|
|
|
|
if (drm->parent) {
|
|
|
|
post_drm_surface(&conn->crtc->primary->mgpu_surf);
|
|
|
|
}
|
2017-06-09 07:15:55 +02:00
|
|
|
}
|
|
|
|
|
2018-09-29 22:38:13 +02:00
|
|
|
struct timespec present_time = {
|
|
|
|
.tv_sec = tv_sec,
|
|
|
|
.tv_nsec = tv_usec * 1000,
|
|
|
|
};
|
2018-10-02 12:11:09 +02:00
|
|
|
struct wlr_output_event_present present_event = {
|
|
|
|
.when = &present_time,
|
|
|
|
.seq = seq,
|
|
|
|
.refresh = mhz_to_nsec(conn->output.refresh),
|
2019-05-04 11:07:37 +02:00
|
|
|
.flags = present_flags,
|
2018-10-02 12:11:09 +02:00
|
|
|
};
|
|
|
|
wlr_output_send_present(&conn->output, &present_event);
|
2018-09-29 22:38:13 +02:00
|
|
|
|
2017-09-30 11:22:26 +02:00
|
|
|
if (drm->session->active) {
|
2018-01-26 22:39:23 +01:00
|
|
|
wlr_output_send_frame(&conn->output);
|
2017-05-03 07:49:03 +02:00
|
|
|
}
|
2017-05-03 12:40:19 +02:00
|
|
|
}
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
int handle_drm_event(int fd, uint32_t mask, void *data) {
|
2017-05-03 12:40:19 +02:00
|
|
|
drmEventContext event = {
|
2019-06-26 17:14:31 +02:00
|
|
|
.version = 3,
|
|
|
|
.page_flip_handler2 = page_flip_handler,
|
2017-05-03 12:40:19 +02:00
|
|
|
};
|
2017-05-01 07:49:18 +02:00
|
|
|
|
2017-05-03 12:40:19 +02:00
|
|
|
drmHandleEvent(fd, &event);
|
|
|
|
return 1;
|
|
|
|
}
|
2017-05-02 03:00:25 +02:00
|
|
|
|
2018-04-26 00:24:58 +02:00
|
|
|
void restore_drm_outputs(struct wlr_drm_backend *drm) {
|
2019-08-09 15:20:52 +02:00
|
|
|
uint64_t to_close = (UINT64_C(1) << wl_list_length(&drm->outputs)) - 1;
|
2017-09-23 06:32:25 +02:00
|
|
|
|
2017-10-19 15:48:00 +02:00
|
|
|
struct wlr_drm_connector *conn;
|
|
|
|
wl_list_for_each(conn, &drm->outputs, link) {
|
2017-09-30 12:31:08 +02:00
|
|
|
if (conn->state == WLR_DRM_CONN_CONNECTED) {
|
|
|
|
conn->state = WLR_DRM_CONN_CLEANUP;
|
2017-09-23 06:32:25 +02:00
|
|
|
}
|
2017-05-04 11:58:11 +02:00
|
|
|
}
|
|
|
|
|
2017-09-23 06:32:25 +02:00
|
|
|
time_t timeout = time(NULL) + 5;
|
|
|
|
|
|
|
|
while (to_close && time(NULL) < timeout) {
|
2018-04-26 00:24:58 +02:00
|
|
|
handle_drm_event(drm->fd, 0, NULL);
|
2017-10-19 15:48:00 +02:00
|
|
|
size_t i = 0;
|
|
|
|
struct wlr_drm_connector *conn;
|
|
|
|
wl_list_for_each(conn, &drm->outputs, link) {
|
2017-09-30 12:31:08 +02:00
|
|
|
if (conn->state != WLR_DRM_CONN_CLEANUP || !conn->pageflip_pending) {
|
2019-08-09 15:20:52 +02:00
|
|
|
to_close &= ~(UINT64_C(1) << i);
|
2017-09-23 06:32:25 +02:00
|
|
|
}
|
2017-10-19 15:48:00 +02:00
|
|
|
i++;
|
2017-09-23 06:32:25 +02:00
|
|
|
}
|
2017-05-03 07:49:03 +02:00
|
|
|
}
|
2017-05-02 03:00:25 +02:00
|
|
|
|
2017-09-23 06:32:25 +02:00
|
|
|
if (to_close) {
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_ERROR, "Timed out stopping output renderers");
|
2017-09-23 06:32:25 +02:00
|
|
|
}
|
|
|
|
|
2017-10-19 15:48:00 +02:00
|
|
|
wl_list_for_each(conn, &drm->outputs, link) {
|
2017-09-30 12:31:08 +02:00
|
|
|
drmModeCrtc *crtc = conn->old_crtc;
|
2017-09-23 06:32:25 +02:00
|
|
|
if (!crtc) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
drmModeSetCrtc(drm->fd, crtc->crtc_id, crtc->buffer_id, crtc->x, crtc->y,
|
2017-09-30 12:31:08 +02:00
|
|
|
&conn->id, 1, &crtc->mode);
|
2019-02-24 05:00:49 +01:00
|
|
|
drmModeSetCursor(drm->fd, crtc->crtc_id, 0, 0, 0);
|
2017-09-23 06:32:25 +02:00
|
|
|
}
|
2017-05-01 05:20:48 +02:00
|
|
|
}
|
|
|
|
|
2018-04-21 12:42:18 +02:00
|
|
|
static void drm_connector_cleanup(struct wlr_drm_connector *conn) {
|
2017-09-30 12:31:08 +02:00
|
|
|
if (!conn) {
|
2017-05-03 12:40:19 +02:00
|
|
|
return;
|
|
|
|
}
|
2017-05-01 05:20:48 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
switch (conn->state) {
|
|
|
|
case WLR_DRM_CONN_CONNECTED:
|
2019-06-21 08:06:21 +02:00
|
|
|
case WLR_DRM_CONN_CLEANUP:
|
2018-05-27 12:32:00 +02:00
|
|
|
conn->output.current_mode = NULL;
|
2018-09-04 15:09:07 +02:00
|
|
|
conn->desired_mode = NULL;
|
2018-05-27 12:32:00 +02:00
|
|
|
struct wlr_drm_mode *mode, *tmp;
|
2018-02-06 22:45:37 +01:00
|
|
|
wl_list_for_each_safe(mode, tmp, &conn->output.modes, wlr_mode.link) {
|
|
|
|
wl_list_remove(&mode->wlr_mode.link);
|
|
|
|
free(mode);
|
|
|
|
}
|
|
|
|
|
2018-09-04 15:09:07 +02:00
|
|
|
conn->output.enabled = false;
|
|
|
|
conn->output.width = conn->output.height = conn->output.refresh = 0;
|
|
|
|
|
2018-02-06 22:45:37 +01:00
|
|
|
memset(&conn->output.make, 0, sizeof(conn->output.make));
|
|
|
|
memset(&conn->output.model, 0, sizeof(conn->output.model));
|
|
|
|
memset(&conn->output.serial, 0, sizeof(conn->output.serial));
|
|
|
|
|
2018-10-09 10:25:38 +02:00
|
|
|
if (conn->output.idle_frame != NULL) {
|
|
|
|
wl_event_source_remove(conn->output.idle_frame);
|
|
|
|
conn->output.idle_frame = NULL;
|
|
|
|
}
|
2019-04-23 19:22:42 +02:00
|
|
|
conn->output.needs_frame = false;
|
2018-10-09 10:25:38 +02:00
|
|
|
conn->output.frame_pending = false;
|
|
|
|
|
2019-05-04 11:07:37 +02:00
|
|
|
wlr_buffer_unref(conn->pending_buffer);
|
|
|
|
wlr_buffer_unref(conn->current_buffer);
|
|
|
|
conn->pending_buffer = conn->current_buffer = NULL;
|
|
|
|
|
2017-05-03 12:40:19 +02:00
|
|
|
/* Fallthrough */
|
2017-09-30 12:31:08 +02:00
|
|
|
case WLR_DRM_CONN_NEEDS_MODESET:
|
2018-07-09 23:49:54 +02:00
|
|
|
wlr_log(WLR_INFO, "Emitting destruction signal for '%s'",
|
2018-02-12 10:36:43 +01:00
|
|
|
conn->output.name);
|
2018-09-04 15:09:07 +02:00
|
|
|
dealloc_crtc(conn);
|
|
|
|
conn->possible_crtc = 0;
|
|
|
|
conn->desired_mode = NULL;
|
2018-02-12 10:36:43 +01:00
|
|
|
wlr_signal_emit_safe(&conn->output.events.destroy, &conn->output);
|
2017-05-03 12:40:19 +02:00
|
|
|
break;
|
2017-09-30 12:31:08 +02:00
|
|
|
case WLR_DRM_CONN_DISCONNECTED:
|
2017-05-03 12:40:19 +02:00
|
|
|
break;
|
|
|
|
}
|
2017-09-24 01:06:00 +02:00
|
|
|
|
2017-09-30 12:31:08 +02:00
|
|
|
conn->state = WLR_DRM_CONN_DISCONNECTED;
|
2017-05-13 10:37:15 +02:00
|
|
|
}
|